

## Lab #3

Bitwise, Logical Shift,

Arithmetic Shift and

Rotation Operations

Name: Chen, Kevin

Date: 04/01/2019

Course: CSC 34200-G & CSC 34300-DE

**Table of Contents**

<b>Objective</b> .....	<b>5</b>
<b>Functionality and Specification</b> .....	<b>6</b>
Bitwise AND .....	6
Truth Table .....	6
Bitwise OR .....	7
Truth Table .....	7
Bitwise XOR .....	8
Truth Table .....	8
Bitwise NOT .....	9
Truth Table .....	9
Shift Left .....	10
Diagram.....	10
Shift Right .....	11
Diagram.....	11
Rotation Left .....	12
Diagram.....	12
Rotation Right .....	13
Diagram.....	13
Operations .....	14
Block Diagram/Schematic File.....	14
<b>Simulations</b> .....	<b>15</b>
Bitwise AND .....	15
ModelSim of VHDL Code .....	15
Bitwise OR .....	16
ModelSim of VHDL Code .....	16
Bitwise XOR .....	17
ModelSim of VHDL Code .....	17
Bitwise NOT .....	18
ModelSim of VHDL Code .....	18
Shift Left .....	19
ModelSim of VHDL Code .....	19

Shift Right .....	20
ModelSim of VHDL Code .....	20
Rotation Left .....	21
ModelSim of VHDL Code .....	21
Rotation Right .....	22
ModelSim of VHDL Code .....	22
Operations .....	23
ModelSim of VHDL Code .....	23
<b>Demonstration .....</b>	<b>24</b>
Operations .....	24
<b>Conclusion .....</b>	<b>29</b>
Questions and Answers.....	29
<b>Appendix .....</b>	<b>32</b>
Bitwise AND .....	32
VHDL Code.....	32
VHDL Testbench Code.....	32
Bitwise OR .....	33
VHDL Code.....	33
VHDL Testbench Code.....	33
Bitwise XOR .....	34
VHDL Code.....	34
VHDL Testbench Code.....	34
Bitwise NOT .....	35
VHDL Code.....	35
VHDL Testbench Code.....	35
Shift Left .....	36
VHDL Code.....	36
VHDL Testbench Code.....	36
Shift Right .....	37
VHDL Code.....	37
VHDL Testbench Code.....	37

Rotation Left .....	38
VHDL Code.....	38
VHDL Testbench Code.....	38
Rotation Right .....	39
VHDL Code.....	39
VHDL Testbench Code.....	39
Operations .....	40
VHDL Code.....	40
VHDL Testbench Code.....	40
Pin Assignments .....	41
Pin Planner .....	42

**Objective:**

The goal of this lab is to develop a circuit that performs bitwise operations, bit shifts and bit rotations. We will be creating a total of eight functions, four bitwise operations, and, or, xor, not; two bit shifts, shift left and shift right; two bit rotations, rotation left, and rotation right. These functions are performed by a selector that determines which operation to perform at a given time. The selector would be part of the operation file, which is what would control the operation of the circuit. That file would also have an implementation of a less than function, which checks the inputs as signed numbers and compares them to see if one is less than another. The inputs that we would be comparing are 6-bit inputs and would result in a 6-bit output. The selector would be a 3-bit input, which each input would perform a different function. All theses inputs and outputs would be connected to the operation file and would be triggered by the start input.

**Functionality and Specification:****Bitwise AND:**

A Bitwise AND function compares two inputs and lets out a result of one output. It compares the inputs bit by bit and would output ‘1’ when the two bits are ‘1’, otherwise, it’s ‘0’.

The VHDL code written for Bitwise AND is shown on figure 25.

The truth table and example are shown below:

A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1

Table 1: Truth Table for Bitwise AND

<b>Input</b>	101001
<b>Function</b>	AND
<b>Input</b>	110110
<b>Output</b>	100000

Table 2: Example for Bitwise AND

Bitwise OR:

A Bitwise OR function compares two inputs and lets out a result of one output. It compares the inputs bit by bit and would output ‘1’ when any of the two bits are ‘1’, otherwise, it’s ‘0’.

The VHDL code written for Bitwise OR is shown on figure 27.

The truth table and example are shown below:

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	1

Table 3: Truth Table for Bitwise OR

<b>Input</b>	101001
<b>Function</b>	OR
<b>Input</b>	110110
<b>Output</b>	111111

Table 4: Example for Bitwise OR

Bitwise XOR:

A Bitwise XOR function compares two inputs and lets out a result of one output. It compares the inputs bit by bit and would output ‘1’ when the two bits are both ‘1’ and ‘0’, otherwise, it’s ‘0’.

The VHDL code written for Bitwise XOR is shown on figure 29.

The truth table and example are shown below:

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

Table 5: Truth Table for Bitwise XOR

Input	101001
Function	XOR
Input	110110
Output	011111

Table 6: Example for Bitwise XOR

Bitwise NOT:

A Bitwise NOT function takes in one input and lets out a result of one output. The output is ‘1’ when input is 0 and ‘0’ when input is 1.

The VHDL code written for Bitwise NOT is shown on figure 31.

The truth table and example are shown below:

A	Output
0	1
1	0

Table 7: Truth Table for Bitwise NOT

Input	101001
Function	NOT
Output	010110

Table 8: Example for Bitwise XOR

Shift Left:

A Shift Left function takes in one input and lets out a result of one output. The output is the input shifted to the most significant bit. The input's most significant bit goes pushed out and 0 gets pushed into the least significant bit.

The VHDL code written for Shift Left is shown on figure 33.

The diagram and example are shown below:




Figure 1: Diagram for Shift Left

<b>Input</b>	101001
<b>Function</b>	Shift Left
<b>Output</b>	010010

Table 9: Example for Shift Left

Shift Right:

A Shift Right function takes in one input and lets out a result of one output. The output is the input shifted to the least significant bit. The input's least significant bit goes pushed out and 0 gets pushed into the most significant bit.

The VHDL code written for Shift Right is shown on figure 35.

The diagram and example are shown below:




Figure 2: Diagram for Shift Right

<b>Input</b>	101001
<b>Function</b>	Shift Right
<b>Output</b>	010100

Table 10: Example for Shift Right

Rotation Left:

A Rotation Left function takes in one input and lets out a result of one output. The output is the input rotated to the most significant bit. The input's most significant bit goes to the least significant bit.

The VHDL code written for Rotation Left is shown on figure 37.

The diagram and example are shown below:




Figure 3: Diagram for Rotation Left

<b>Input</b>	101001
<b>Function</b>	Rotation Left
<b>Output</b>	010011

Table 11: Example for Rotation Left

Rotation Right:

A Rotation Right function takes in one input and lets out a result of one output. The output is the input rotated to the least significant bit. The input's least significant bit goes to the most significant bit.

The VHDL code written for Rotation Right is shown on figure 39.

The diagram and example are shown below:




Figure 4: Diagram for Rotation Right

<b>Input</b>	101001
<b>Function</b>	Rotation Right
<b>Output</b>	110100

Table 12: Example for Rotation Right

## Operations:

The Operations function takes in sixteen inputs and lets out a result of seven outputs. Six of the outputs is determined based on which function it uses, the start key, and the given inputs.

Depending on the “op” input, it’s able to select which function to use, bitwise and, bitwise or, bitwise xor, bitwise not, shift left, shift right, rotation left, or rotation right. When “Start” is ‘1’, it changes the output based on the function it’s using, provided with the given inputs, otherwise the output remains the same. We need a “Start” input because we need a trigger for the circuit to switch the output. The last output is determined based on the two 6-bit inputs, it checks to see if the first 6-bit input is less than the second 6-bit input, in signed. When the first 6-bit input is less than the second 6-bit input then the output would be ‘1’, otherwise it’s ‘0’.

The VHDL code written for Operations is shown is figure 41.

The block diagram and example are shown below:




Figure 5: Block Diagram/Schematic File of Operations (Chen\_Kevin\_Operations.BDF)

A	B	Start	OP	Function	Result	A < B
101001	110110	1	000	AND	100000	1
101001	110110	1	101	Shift Left	010010	1

Table 13: Example for Operations

## Simulations:

### Bitwise AND:

The functionality/behavior of Bitwise AND is to follow the truth table (Table 1), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Bitwise AND (Figure 6). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from table 1, therefore, confirming the correctness of the VHDL code.



Figure 6.a: ModelSim of VHDL Code for Bitwise AND




Figure 6.b: ModelSim of VHDL Code for Bitwise AND

### Bitwise OR:

The functionality/behavior of Bitwise OR is to follow the truth table (Table 3), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Bitwise OR (Figure 7). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from table 3, therefore, confirming the correctness of the VHDL code.



Figure 7.a: ModelSim of VHDL Code for Bitwise OR



Figure 7.b: ModelSim of VHDL Code for Bitwise OR

### Bitwise XOR:

The functionality/behavior of Bitwise XOR is to follow the truth table (Table 5), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Bitwise XOR (Figure 8). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from table 5, therefore, confirming the correctness of the VHDL code.



Figure 8.a: ModelSim of VHDL Code for Bitwise XOR



Figure 8.b: ModelSim of VHDL Code for Bitwise XOR

### Bitwise NOT:

The functionality/behavior of Bitwise NOT is to follow the truth table (Table 7), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Bitwise NOT (Figure 9). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from table 7, therefore, confirming the correctness of the VHDL code.




Figure 9.a: ModelSim of VHDL Code for Bitwise NOT



Figure 9.b: ModelSim of VHDL Code for Bitwise NOT

### Shift Left:

The functionality/behavior of Shift Left is to follow the diagram (Figure 1), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Shift Left (Figure 10). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from figure 1, therefore, confirming the correctness of the VHDL code.



*Figure 10.a: ModelSim of VHDL Code for Shift Left*



*Figure 10.b: ModelSim of VHDL Code for Shift Left*

### Shift Right:

The functionality/behavior of Shift Right is to follow the diagram (Figure 2), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Shift Right (Figure 11). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from figure 2, therefore, confirming the correctness of the VHDL code.



Figure 11.a: ModelSim of VHDL Code for Shift Right



Figure 11.b: ModelSim of VHDL Code for Shift Right

### Rotation Left:

The functionality/behavior of Rotation Left is to follow the diagram (Figure 3), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Rotation Left (Figure 12). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from figure 3, therefore, confirming the correctness of the VHDL code.



Figure 12.a: ModelSim of VHDL Code for Rotation Left



Figure 12.b: ModelSim of VHDL Code for Rotation Left

### Rotation Right:

The functionality/behavior of Rotation Right is to follow the diagram (Figure 4), which describes exactly what the output is supposed to be given a certain input.

A ModelSim waveform was created using the testbench written in VHDL for Rotation Right (Figure 13). The testbench written provided the inputs to test all possible combinations. The wave generated matches those from figure 4, therefore, confirming the correctness of the VHDL code.



Figure 13.a: ModelSim of VHDL Code for Rotation Right



Figure 13.b: ModelSim of VHDL Code for Rotation Right

## Operations:

The functionality/behavior of Operations is to operate which function to use and produce an output based on the given inputs. It would also check if one of the two 6-bit inputs are less than the other and if it is, it would output ‘1’.

A ModelSim waveform was created using the testbench written in VHDL for Operations (Figure 14). The testbench written provided the inputs to test some combinations. The wave generated matches those from figure 15, provided by the professor, therefore, confirming the correctness of the VHDL code.



Figure 14: ModelSim of VHDL Code for Operations




Figure 15: ModelSim of Operations Provided by the Professor

**Demonstration:****Operations:**

In figures 16 to 24, demonstrations using all the operations are shown in addition to showing the less than for comparing two signed numbers.




Figure 16: AND Operation




Figure 17: OR Operation




Figure 18: XOR Operation




Figure 19: NOT Operation




Figure 20: Shift Left Operation




Figure 21: Shift Right Operation




Figure 22: Rotation Left Operation




Figure 23: Rotation Right Operation




Figure 24: Less Than Check

## **Conclusion:**

The lab taught me how to create VHDL code for bitwise functions, shifting, and rotating. It also taught me how to use them as components in another VHDL file that would operate them; in addition to learning how to make testbenches for everything and making sure the outcome is what we wanted. I was able to control the inputs and outputs by using the VHDL file that had all the functions as components; by doing so, I was able to make sure the operations VHDL file works the way I wanted to.

1. For the operations you have implemented, list corresponding operations in High level language, such as C++, Java, etc.

Implementation	VHDL	C++	Java
AND	A AND B	A & B	A & B
OR	A OR B	A   B	A   B
XOR	A XOR B	A ^ B	A ^ B
NOT	NOT A	$\sim$ A	$\sim$ A
Shift Left	A sll	A <<	A <<
Shift Right	A srl	A >>	A >>
Rotation Left	A rol	N/A	N/A
Rotation Right	A ror	N/A	N/A

*Table 14: Functions Represented in Different Languages*

2. Explain how and which of the operations you have designed in this lab can be used as multiplications or division by 2. Please give examples.

The shift left operation that I have designed in this lab can be used as multiplication by 2 and the shift right operation can be used as division by 2.

Example:

Binary	Decimal	Operation	Binary	Decimal
000101	5	Shift Left	001010	10
011111	31	Shift Left	111110	62
010110	22	Shift Right	001011	11
101010	42	Shift Right	010101	21

Table 15: Example for Multiplications or Divisions by 2

3. How about multiplication or division by multiples of 2, can this be implemented? How would your code need to be changed? Again, please give examples.

By changing the amount we shift left or right, we're able to implement multiplication or division by multiples of 2. The code would change by letting the user enter in the amount it'll be shifted by.

Example:

Binary	Decimal	Operation	Binary	Decimal
000101	5	Shift Left by 2	010100	20
000111	7	Shift Left by 3	111000	56
010110	22	Shift Right by 2	000101	5
101010	42	Shift Right by 3	001010	10

Table 16: Example for Multiplications or Divisions by Multiples of 2

4. Is there any difference in performance between doing an explicit multiplication/division by multiples of 2 in your code versus operating at the bit level of an input?

There is a performance difference between doing an explicit multiplication/division by multiples of 2 in your code versus operating at the bit level of an input, the difference is the runtime and how fast it'll take to perform the operation.

## Appendix:

### Bitwise AND:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Chen_Kevin_Bitwise_AND is
5  port(
6      | Chen_Kevin_a,Chen_Kevin_b: in std_logic_vector(5 downto 0);
7      | Chen_Kevin_result: out std_logic_vector(5 downto 0)
8      );
9  end Chen_Kevin_Bitwise_AND;
10
11 architecture arch of Chen_Kevin_Bitwise_AND is
12
13 begin
14     | Chen_Kevin_result <= Chen_Kevin_a and Chen_Kevin_b;
15 end arch;

```

Figure 25: VHDL Code for Bitwise AND (Chen\_Kevin\_Bitwise\_AND.VHD)

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity Chen_Kevin_Bitwise_AND_tb is
6 end Chen_Kevin_Bitwise_AND_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Bitwise_AND_tb is
9   signal Chen_Kevin_a, Chen_Kevin_b : std_logic_vector(5 downto 0); -- inputs
10  signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
11  begin
12
13  UUT : entity work.Chen_Kevin_Bitwise_AND port map (Chen_Kevin_a => Chen_Kevin_a,
14                                         Chen_Kevin_b => Chen_Kevin_b,
15                                         Chen_Kevin_result => Chen_Kevin_result);
16
17  process
18    begin
19      Chen_Kevin_a <= "000000";
20      Chen_Kevin_b <= "000000";
21
22      for i in 0 to 63
23        loop
24          wait for 10 ns;
25          Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
26          wait for 10 ns;
27          Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
28          Chen_Kevin_b <= std_logic_vector(unsigned(Chen_Kevin_b) + 1);
29          end loop;
30
31    end process;
32
33 end Chen_Kevin_tb;

```

Figure 26: VHDL Testbench Code for Bitwise AND (Chen\_Kevin\_Bitwise\_AND\_tb.VHD)

Bitwise OR:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Chen_Kevin_Bitwise_OR is
5  port(
6      Chen_Kevin_a,Chen_Kevin_b: in std_logic_vector(5 downto 0);
7      Chen_Kevin_result: out std_logic_vector(5 downto 0)
8  );
9  end Chen_Kevin_Bitwise_OR;
10
11 architecture arch of Chen_Kevin_Bitwise_OR is
12
13 begin
14     Chen_Kevin_result <= Chen_Kevin_a OR Chen_Kevin_b;
15 end arch;
16

```

Figure 27: VHDL Code for Bitwise OR (Chen\_Kevin\_Bitwise\_OR.VHD)

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Chen_Kevin_Bitwise_OR_tb is
6  end Chen_Kevin_Bitwise_OR_tb;
7
8  architecture Chen_Kevin_tb of Chen_Kevin_Bitwise_OR_tb is
9  signal Chen_Kevin_a, Chen_Kevin_b : std_logic_vector(5 downto 0); -- inputs
10 signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
11 begin
12
13     UUT : entity work.Chen_Kevin_Bitwise_OR port map (Chen_Kevin_a => Chen_Kevin_a,
14                                                       Chen_Kevin_b => Chen_Kevin_b,
15                                                       Chen_Kevin_result => Chen_Kevin_result);
16
17     process
18     begin
19         Chen_Kevin_a <= "000000";
20         Chen_Kevin_b <= "000000";
21
22         for i in 0 to 63
23             loop
24                 wait for 10 ns;
25                 Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
26                 wait for 10 ns;
27                 Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
28                 Chen_Kevin_b <= std_logic_vector(unsigned(Chen_Kevin_b) + 1);
29                 end loop;
30
31     end process;
32 end Chen_Kevin_tb;

```

Figure 28: VHDL Testbench Code for Bitwise OR (Chen\_Kevin\_Bitwise\_OR\_tb.VHD)

Bitwise XOR:

```

1 Library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Bitwise_XOR is
5 port(
6     Chen_Kevin_a,Chen_Kevin_b: in std_logic_vector(5 downto 0);
7     Chen_Kevin_result: out std_logic_vector(5 downto 0)
8 );
9 end Chen_Kevin_Bitwise_XOR;
10
11 architecture arch of Chen_Kevin_Bitwise_XOR is
12
13 begin
14     Chen_Kevin_result <= Chen_Kevin_a XOR Chen_Kevin_b;
15 end arch;

```

*Figure 29: VHDL Code for Bitwise XOR (Chen\_Kevin\_Bitwise\_XOR.VHD)*

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity Chen_Kevin_Bitwise_XOR_tb is
6 end Chen_Kevin_Bitwise_XOR_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Bitwise_XOR_tb is
9     signal Chen_Kevin_a, Chen_Kevin_b : std_logic_vector(5 downto 0); -- inputs
10    signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
11 begin
12
13     UUT : entity work.Chen_Kevin_Bitwise_XOR port map (Chen_Kevin_a => Chen_Kevin_a,
14                                                       Chen_Kevin_b => Chen_Kevin_b,
15                                                       Chen_Kevin_result => Chen_Kevin_result);
16
17     process
18     begin
19         Chen_Kevin_a <= "000000";
20         Chen_Kevin_b <= "000000";
21
22         for i in 0 to 63
23             loop
24                 wait for 10 ns;
25                 Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
26                 wait for 10 ns;
27                 Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
28                 Chen_Kevin_b <= std_logic_vector(unsigned(Chen_Kevin_b) + 1);
29             end loop;
30
31     end process;
32 end Chen_Kevin_tb;

```

*Figure 30: VHDL Testbench Code for Bitwise XOR (Chen\_Kevin\_Bitwise\_XOR\_tb.VHD)*

Bitwise NOT:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Chen_Kevin_Bitwise_NOT is
5    port(  

6      |           Chen_Kevin_a: in std_logic_vector(5 downto 0);  

7      |           Chen_Kevin_result: out std_logic_vector(5 downto 0)  

8      | );  

9  end Chen_Kevin_Bitwise_NOT;  

10
11 architecture arch of Chen_Kevin_Bitwise_NOT is  

12
13  begin  

14    |           Chen_Kevin_result <= NOT Chen_Kevin_a;  

15  end arch;

```

*Figure 31: VHDL Code for Bitwise NOT (Chen\_Kevin\_Bitwise\_NOT.VHD)*

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Chen_Kevin_Bitwise_NOT_tb is
6  end Chen_Kevin_Bitwise_NOT_tb;  

7
8  architecture Chen_Kevin_tb of Chen_Kevin_Bitwise_NOT_tb is
9    signal Chen_Kevin_a : std_logic_vector(5 downto 0); -- inputs
10   signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
11
12  begin
13    UUT : entity work.Chen_Kevin_Bitwise NOT port map (Chen_Kevin_a => Chen_Kevin_a,
14                                         Chen_Kevin_result => Chen_Kevin_result);
15
16    process
17      begin
18        Chen_Kevin_a <= "000000";
19
20        for i in 0 to 63
21        loop
22          wait for 10 ns;
23          Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
24        end loop;
25
26        end process;
27  end Chen_Kevin_tb;

```

*Figure 32: VHDL Testbench Code for Bitwise NOT (Chen\_Kevin\_Bitwise\_NOT\_tb.VHD)*

Shift Left:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Shift_Left is
5 port(
6     Chen_Kevin_a: in std_logic_vector(5 downto 0);
7     Chen_Kevin_result: out std_logic_vector(5 downto 0)
8 );
9 end Chen_Kevin_Shift_Left;
10
11 architecture arch of Chen_Kevin_Shift_Left is
12
13 begin
14     Chen_Kevin_result <= to_stdlogicvector(to_bitvector(Chen_Kevin_a) sll 1);
15 end arch;
```

Figure 33: VHDL Code for Shift Left (Chen\_Kevin\_Shift\_Left.VHD)

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity Chen_Kevin_Shift_Left_tb is
6 end Chen_Kevin_Shift_Left_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Shift_Left_tb is
9     signal Chen_Kevin_a: std_logic_vector(5 downto 0); -- inputs
10    signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
11
12 begin
13     UUT : entity work.Chen_Kevin_Shift_Left port map (Chen_Kevin_a => Chen_Kevin_a,
14                                                       Chen_Kevin_result => Chen_Kevin_result);
15
16     process
17     begin
18         Chen_Kevin_a <= "000000";
19
20         for i in 0 to 63
21             loop
22                 wait for 10 ns;
23                 Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
24             end loop;
25
26     end process;
27 end Chen_Kevin_tb;
```

Figure 34: VHDL Testbench Code for Shift Left (Chen\_Kevin\_Shift\_Left\_tb.VHD)

## Shift Right:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Chen_Kevin_Shift_Right is
5    port(
6      Chen_Kevin_a: in std_logic_vector(5 downto 0);
7      Chen_Kevin_result: out std_logic_vector(5 downto 0)
8    );
9  end Chen_Kevin_Shift_Right;
10
11 architecture arch of Chen_Kevin_Shift_Right is
12
13 begin
14   Chen_Kevin_result <= to_stdlogicvector(to_bitvector(Chen_Kevin_a) srl 1);
15 end arch;

```

Figure 35: VHDL Code for Shift Right (Chen\_Kevin\_Shift\_Right.VHD)

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Chen_Kevin_Operations_tb is
6  end Chen_Kevin_Operations_tb;
7
8  architecture Chen_Kevin_tb of Chen_Kevin_Operations_tb is
9    signal Chen_Kevin_a, Chen_Kevin_b : std_logic_vector(5 downto 0); -- inputs
10   signal Chen_Kevin_Start: std_logic;
11   signal Chen_Kevin_op: std_logic_vector(2 downto 0);
12   signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
13   signal Chen_Kevin_LessThan : std_logic;
14
15 begin
16   UUT : entity work.Chen_Kevin_Operations port map (Chen_Kevin_a => Chen_Kevin_a,
17                                                       Chen_Kevin_b => Chen_Kevin_b,
18                                                       Chen_Kevin_Start => Chen_Kevin_Start,
19                                                       Chen_Kevin_op => Chen_Kevin_op,
20                                                       Chen_Kevin_result => Chen_Kevin_result,
21                                                       Chen_Kevin_LessThan => Chen_Kevin_LessThan);
22
23   Chen_Kevin_a <= "000000", "101001" after 10 ns, "101001" after 20 ns, "001011" after 30 ns,
24   "001011" after 40 ns;
25   Chen_Kevin_b <= "000000", "001101" after 10 ns, "001101" after 20 ns, "001101" after 30 ns,
26   "001101" after 40 ns;
27   Chen_Kevin_Start <= '0', '0' after 10 ns, '1' after 20 ns, '0' after 30 ns, '1' after 40 ns;
28   Chen_Kevin_op <= "000", "010" after 10 ns, "010" after 20 ns, "111" after 30 ns,
29   "111" after 40 ns;
30
31 end Chen_Kevin_tb;
32

```

Figure 36: VHDL Testbench Code for Shift Right (Chen\_Kevin\_Shift\_Right\_tb.VHD)

Rotation Left:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Rotation_Left is
5 port(
6     Chen_Kevin_a: in std_logic_vector(5 downto 0);
7     Chen_Kevin_result: out std_logic_vector(5 downto 0)
8 );
9 end Chen_Kevin_Rotation_Left;
10
11 architecture arch of Chen_Kevin_Rotation_Left is
12
13 begin
14     Chen_Kevin_result <= to_stdlogicvector(to_bitvector(Chen_Kevin_a) rol 1);
15 end arch;
```

Figure 37: VHDL Code for Rotation Left (Chen\_Kevin\_Rotation\_Left.VHD)

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity Chen_Kevin_Rotation_Left_tb is
6 end Chen_Kevin_Rotation_Left_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Rotation_Left_tb is
9     signal Chen_Kevin_a: std_logic_vector(5 downto 0); -- inputs
10    signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
11
12 begin
13     UUT : entity work.Chen_Kevin_Rotation_Left port map (Chen_Kevin_a => Chen_Kevin_a,
14                                                               Chen_Kevin_result => Chen_Kevin_result);
15
16     process
17     begin
18         Chen_Kevin_a <= "000000";
19
20         for i in 0 to 63
21             loop
22                 wait for 10 ns;
23                 Chen_Kevin_a <= std_logic_vector(unsigned(Chen_Kevin_a) + 1);
24             end loop;
25
26     end process;
27 end Chen_Kevin_tb;
```

Figure 38: VHDL Testbench Code for Rotation Left (Chen\_Kevin\_Rotation\_Left\_tb.VHD)

## Rotation Right:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Chen_Kevin_Rotation_Right is
5  port(
6      Chen_Kevin_a: in std_logic_vector(5 downto 0);
7      Chen_Kevin_result: out std_logic_vector(5 downto 0)
8  );
9  end Chen_Kevin_Rotation_Right;
10
11 architecture arch of Chen_Kevin_Rotation_Right is
12
13 begin
14     Chen_Kevin_result <= to_stdlogicvector(to_bitvector(Chen_Kevin_a) ror 1);
15 end arch;

```

Figure 39: VHDL Code for Rotation Right (Chen\_Kevin\_Rotation\_Right.VHD)

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Chen_Kevin_Operations_tb is
6  end Chen_Kevin_Operations_tb;
7
8  architecture Chen_Kevin_tb of Chen_Kevin_Operations_tb is
9  signal Chen_Kevin_a, Chen_Kevin_b : std_logic_vector(5 downto 0); -- inputs
10
11 signal Chen_Kevin_Start: std_logic;
12 signal Chen_Kevin_op: std_logic_vector(2 downto 0);
13 signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
14 signal Chen_Kevin_LessThan : std_logic;
15
16 begin
17
18 UUT : entity work.Chen_Kevin_Operations port map (Chen_Kevin_a => Chen_Kevin_a,
19
20                                         Chen_Kevin_b => Chen_Kevin_b,
21                                         Chen_Kevin_Start => Chen_Kevin_Start,
22                                         Chen_Kevin_op => Chen_Kevin_op,
23                                         Chen_Kevin_result => Chen_Kevin_result,
24                                         Chen_Kevin_LessThan => Chen_Kevin_LessThan);
25
26 Chen_Kevin_a <= "000000", "101001" after 10 ns, "101001" after 20 ns, "001011" after 30 ns,
27
28 "001011" after 40 ns;
29 Chen_Kevin_b <= "000000", "001101" after 10 ns, "001101" after 20 ns, "001101" after 30 ns,
30
31 "001101" after 40 ns;
32 Chen_Kevin_Start <= '0', '0' after 10 ns, '1' after 20 ns, '0' after 30 ns, '1' after 40 ns;
33 Chen_Kevin_op <= "000", "010" after 10 ns, "010" after 20 ns, "111" after 30 ns,
34
35 "111" after 40 ns;
36
37 end Chen_Kevin_tb;

```

Figure 40: VHDL Testbench Code for Rotation Right (Chen\_Kevin\_Rotation\_Right\_tb.VHD)

## Operations:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Chen_Kevin_Operations is
6    port(
7      Chen_Kevin_a, Chen_Kevin_b: in std_logic_vector(5 downto 0);
8      Chen_Kevin_result: out std_logic_vector(5 downto 0);
9      Chen_Kevin_lessThan: out std_logic;
10     Chen_Kevin_Start: in std_logic;
11     Chen_Kevin_op: in std_logic_vector(2 downto 0)
12   );
13 end Chen_Kevin_Operations;
14
15 architecture arch of Chen_Kevin_Operations is
16   signal Chen_Kevin_inl, Chen_Kevin_inz: std_logic_vector(5 downto 0);
17   signal Chen_Kevin_AND, Chen_Kevin_OR, Chen_Kevin_XOR, Chen_Kevin_NOT,
18   Chen_Kevin_ShiftLeft, Chen_Kevin_ShiftRight, Chen_Kevin_RotateLeft,
19   Chen_Kevin_RotateRight: std_logic_vector(5 downto 0);
20
21 component Chen_Kevin_Bitwise_AND
22   port (Chen_Kevin_a, Chen_Kevin_b : in std_logic_vector(5 downto 0);
23         Chen_Kevin_result : out std_logic_vector(5 downto 0));
24 end component;
25
26 component Chen_Kevin_Bitwise_OR
27   port (Chen_Kevin_a, Chen_Kevin_b : in std_logic_vector(5 downto 0);
28         Chen_Kevin_result : out std_logic_vector(5 downto 0));
29 end component;
30
31 component Chen_Kevin_Bitwise_XOR
32   port (Chen_Kevin_a, Chen_Kevin_b : in std_logic_vector(5 downto 0);
33         Chen_Kevin_result : out std_logic_vector(5 downto 0));
34 end component;
35
36 component Chen_Kevin_Bitwise_NOT
37   port (Chen_Kevin_a: in std_logic_vector(5 downto 0);
38         Chen_Kevin_result : out std_logic_vector(5 downto 0));
39 end component;
40
41 component Chen_Kevin_Shift_left
42   port (Chen_Kevin_a: in std_logic_vector(5 downto 0);
43         Chen_Kevin_result : out std_logic_vector(5 downto 0));
44 end component;
45
46 component Chen_Kevin_Shift_Right
47   port (Chen_Kevin_a: in std_logic_vector(5 downto 0);
48         Chen_Kevin_result : out std_logic_vector(5 downto 0));
49 end component;
50
51 component Chen_Kevin_Rotation_Left
52   port (Chen_Kevin_a: in std_logic_vector(5 downto 0);
53         Chen_Kevin_result : out std_logic_vector(5 downto 0));
54 end component;
55
56 component Chen_Kevin_Rotation_Right
57   port (Chen_Kevin_a: in std_logic_vector(5 downto 0);
58         Chen_Kevin_result : out std_logic_vector(5 downto 0));
59 end component;
60
61 component Chen_Kevin_Start
62   port (Chen_Kevin_a: in std_logic_vector(5 downto 0);
63         Chen_Kevin_result : out std_logic_vector(5 downto 0));
64 end component;
65
66 end entity;
67
68 begin
69
70 begin
71   Chen_Kevin_inl <= Chen_Kevin_a;
72   Chen_Kevin_inz <= Chen_Kevin_b;
73
74   Chen_Kevin_ANDFunction: Chen_Kevin_Bitwise_AND
75     port map(Chen_Kevin_a => Chen_Kevin_inl,
76               Chen_Kevin_b => Chen_Kevin_inz,
77               Chen_Kevin_result => Chen_Kevin_AND);
78
79   Chen_Kevin_ORFunction: Chen_Kevin_Bitwise_OR
80     port map(Chen_Kevin_a => Chen_Kevin_inl,
81               Chen_Kevin_b => Chen_Kevin_inz,
82               Chen_Kevin_result => Chen_Kevin_OR);
83
84   Chen_Kevin_XORFunction: Chen_Kevin_Bitwise_XOR
85     port map(Chen_Kevin_a => Chen_Kevin_inl,
86               Chen_Kevin_b => Chen_Kevin_inz,
87               Chen_Kevin_result => Chen_Kevin_XOR);
88
89   Chen_Kevin_NOTFunction: Chen_Kevin_Bitwise_NOT
90     port map(Chen_Kevin_a => Chen_Kevin_inl,
91               Chen_Kevin_result => Chen_Kevin_NOT);
92
93   Chen_Kevin_ShiftLeftFunction: Chen_Kevin_Shift_left
94     port map(Chen_Kevin_a => Chen_Kevin_inl,
95               Chen_Kevin_result => Chen_Kevin_ShiftLeft);
96
97   Chen_Kevin_ShiftRightFunction: Chen_Kevin_Shift_Right
98     port map(Chen_Kevin_a => Chen_Kevin_inl,
99               Chen_Kevin_result => Chen_Kevin_ShiftRight);
100
101   Chen_Kevin_RotateLeftFunction: Chen_Kevin_Rotation_Left
102     port map(Chen_Kevin_a => Chen_Kevin_inl,
103               Chen_Kevin_result => Chen_Kevin_RotateLeft);
104
105   Chen_Kevin_RotateRightFunction: Chen_Kevin_Rotation_Right
106     port map(Chen_Kevin_a => Chen_Kevin_inl,
107               Chen_Kevin_result => Chen_Kevin_RotateRight);
108
109   process (Chen_Kevin_Start, Chen_Kevin_a, Chen_Kevin_b, Chen_Kevin_op)
110   begin
111     if (Chen_Kevin_Start='1') then
112       case Chen_Kevin_op is
113         when "000" =>
114           Chen_Kevin_result <= Chen_Kevin_AND;
115         when "001" =>
116           Chen_Kevin_result <= Chen_Kevin_OR;
117         when "010" =>
118           Chen_Kevin_result <= Chen_Kevin_XOR;
119         when "011" =>
120           Chen_Kevin_result <= Chen_Kevin_NOT;
121         when "100" =>
122           Chen_Kevin_result <= Chen_Kevin_ShiftLeft;
123         when "101" =>
124           Chen_Kevin_result <= Chen_Kevin_ShiftRight;
125         when "110" =>
126           Chen_Kevin_result <= Chen_Kevin_RotateLeft;
127         when "111" =>
128           Chen_Kevin_result <= Chen_Kevin_RotateRight;
129         when others =>
130           NULL;
131     end case;
132     if (signed(Chen_Kevin_b) > (signed(Chen_Kevin_a))) then
133       Chen_Kevin_LessThan <= '1';
134     else
135       Chen_Kevin_LessThan <= '0';
136     end if;
137   end process;
138 end process;
139
140 end arch;

```

Figure 41: VHDL Code for Operations (Chen\_Kevin\_Operations.VHD)

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Chen_Kevin_Operations_tb is
6  end Chen_Kevin_Operations_tb;
7
8  architecture Chen_Kevin_tb of Chen_Kevin_Operations_tb is
9    signal Chen_Kevin_a, Chen_Kevin_b : std_logic_vector(5 downto 0); -- inputs
10   signal Chen_Kevin_Start: std_logic;
11   signal Chen_Kevin_op: std_logic_vector(2 downto 0);
12   signal Chen_Kevin_result : std_logic_vector(5 downto 0); -- outputs
13   signal Chen_Kevin_LessThan : std_logic;
14   begin
15
16   UUT : entity work.Chen_Kevin_Operations port map (Chen_Kevin_a => Chen_Kevin_a,
17                                                       Chen_Kevin_b => Chen_Kevin_b,
18                                                       Chen_Kevin_Start => Chen_Kevin_Start,
19                                                       Chen_Kevin_op => Chen_Kevin_op,
20                                                       Chen_Kevin_result => Chen_Kevin_result,
21                                                       Chen_Kevin_LessThan => Chen_Kevin_LessThan);
22
23   Chen_Kevin_a <= "000000", "101001" after 10 ns, "101001" after 20 ns, "001011" after 30 ns,
24   "001011" after 40 ns;
25   Chen_Kevin_b <= "000000", "001101" after 10 ns, "001101" after 20 ns, "001101" after 30 ns,
26   "001101" after 40 ns;
27   Chen_Kevin_Start <= '0', '0' after 10 ns, '1' after 20 ns, '0' after 30 ns, '1' after 40 ns;
28   Chen_Kevin_op <= "000", "010" after 10 ns, "010" after 20 ns, "111" after 30 ns,
29   "111" after 40 ns;
30
31 end Chen_Kevin_tb;
32

```

Figure 42: VHDL Testbench Code for Operations (Chen\_Kevin\_Operations\_tb.VHD)

Variable Name	Variable Type	Signal Name	FPGA Pin No.
Chen_Kevin_Start	Input	KEY[0]	PIN_G26
Chen_Kevin_a[0]	Input	SW[0]	PIN_N25
Chen_Kevin_a[1]	Input	SW[1]	PIN_N26
Chen_Kevin_a[2]	Input	SW[2]	PIN_P25
Chen_Kevin_a[3]	Input	SW[3]	PIN_AE14
Chen_Kevin_a[4]	Input	SW[4]	PIN_AF14
Chen_Kevin_a[5]	Input	SW[5]	PIN_AD13
Chen_Kevin_b[0]	Input	SW[6]	PIN_AC13
Chen_Kevin_b[1]	Input	SW[7]	PIN_C13
Chen_Kevin_b[2]	Input	SW[8]	PIN_B13
Chen_Kevin_b[3]	Input	SW[9]	PIN_A13
Chen_Kevin_b[4]	Input	SW[10]	PIN_N1
Chen_Kevin_b[5]	Input	SW[11]	PIN_P1
Chen_Kevin_op[0]	Input	SW[15]	PIN_U4
Chen_Kevin_op[1]	Input	SW[16]	PIN_V1
Chen_Kevin_op[2]	Input	SW[17]	PIN_V2
Chen_Kevin_result[0]	Output	LEDG[0]	PIN_AE22
Chen_Kevin_result[1]	Output	LEDG[1]	PIN_AF22
Chen_Kevin_result[2]	Output	LEDG[2]	PIN_W19
Chen_Kevin_result[3]	Output	LEDG[3]	PIN_V18
Chen_Kevin_result[4]	Output	LEDG[4]	PIN_U18
Chen_Kevin_result[5]	Output	LEDG[5]	PIN_U17
Chen_Kevin_ALessThanB	Output	LEDR[0]	PIn_AE23

Table 17: Pin Assignments for Operations




Figure 43: Pin Planner of Block Diagram/Schematic File of Operations