

Lab #1

Simple Circuit Design and

Testing (Review, Tutorial)

Name: Chen, Kevin

Date: 02/20/2019

Course: CSC 34200-G & CSC 34300-DE

Table of Contents

Objective	5
Functionality and Specification	6
2-to-1 Multiplexer	6
Truth Table	6
Block Diagram/Schematic File.....	7
Pin Assignments	7
1-bit Half Adder	8
Truth Table	8
Block Diagram/Schematic File.....	9
Pin Assignments	9
1-bit Full Adder Using 1-bit Half Adder as a Component	10
Truth Table	10
Block Diagram/Schematic File.....	11
Pin Assignments	11
3-to-8 Decoder.....	12
Truth Table	12
Block Diagram/Schematic File.....	13
Pin Assignments	14
8-to-3 Encoder.....	15
Truth Table	15
Block Diagram/Schematic File.....	16
Pin Assignments	17
Simulation.....	18
2-to-1 Multiplexer	19
Waveform Simulation of Block Diagram/Schematic File.....	19
Waveform Simulation of LPM's VHDL Code	20
ModelSim of VHDL Code	21
1-bit Half Adder	22
Waveform Simulation of Block Diagram/Schematic File.....	23
Waveform Simulation of LPM's VHDL Code	24
ModelSim of VHDL Code	24

1-bit Full Adder Using 1-bit Half Adder as a Component	25
Waveform Simulation of Block Diagram/Schematic File.....	26
Waveform Simulation of LPM's VHDL Code	27
ModelSim of VHDL Code	27
3-to-8 Decoder.....	28
Waveform Simulation of Block Diagram/Schematic File.....	29
Waveform Simulation of LPM's VHDL Code	30
ModelSim of VHDL Code	30
8-to-3 Encoder.....	31
Waveform Simulation of Block Diagram/Schematic File.....	32
ModelSim of VHDL Code	33
Conclusion	34
Appendix.....	35
2-to-1 Multiplexer	35
Pin Planner of Block Diagram/Schematic File.....	35
LPM's VHDL Code	36
Pin Planner of LPM'S VHDL Code	37
My VHDL Code	37
My VHDL Testbench Code.....	38
Pin Planner of VHDL Code.....	38
1-bit Half Adder	39
Pin Planner of Block Diagram/Schematic File.....	39
LPM's VHDL Code	40
Pin Planner of LPM'S VHDL Code	41
My VHDL Code	41
My VHDL Testbench Code.....	42
Pin Planner of VHDL Code.....	42
1-bit Full Adder Using 1-bit Half Adder as a Component	43
Pin Planner of Block Diagram/Schematic File.....	43
LPM's VHDL Code	44
Pin Planner of LPM'S VHDL Code	45
My VHDL Code	45

My VHDL Testbench Code.....	46
Pin Planner of VHDL Code.....	47
3-to-8 Decoder.....	48
Pin Planner of Block Diagram/Schematic File.....	48
LPM's VHDL Code	49
Pin Planner of LPM'S VHDL Code.....	50
My VHDL Code	50
My VHDL Testbench Code.....	51
Pin Planner of VHDL Code.....	51
8-to-3 Encoder.....	52
Pin Planner of Block Diagram/Schematic File.....	52
My VHDL Code	52
My VHDL Testbench Code.....	53
Pin Planner of VHDL Code.....	53

Objective:

The goal of this lab is to allow the user to apply what they learned in the tutorials of Quartus II into the application of Quartus II. To test what they've learned, they'll construct various diagrams by creating block diagrams/schematic files on Quartus II and forming their diagram. They'll then test the correctness of their diagram by using waveform simulations and comparing their inputs and outputs. In addition, they'll also construct the same diagram using VHDL by either coding it or using Quartus Library of Parameterized Modules. They'll check their correctness by making a testbench file and running it to form a waveform, also comparing the inputs and outputs of their waveform simulation. The various diagrams that will be constructed are 2-to-1 multiplexer, 1-bit half adder, 1-bit full adder using 1-bit half adders as a component, 3-to-8 decoder, and 8-to-3 encoder.

Functionality and Specifications:**2-to-1 Multiplexer**

A 2-to-1 multiplexer is a circuit that compares three inputs and lets out a result of one output.

The inputs are X (SW[0]) assigned to PIN_N25, Y (SW[1]) assigned to PIN_N26, and S (SW[2]) assigned to PIN_P25. The output is M (LEDR[0]) assigned to PIN_AE23.

The truth table, circuit, pin assignments, VHDL code are shown below:

Input			Output
Y	X	S	M
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Table 1: Truth Table for 2-to-1 Multiplexer




Figure 1: Block Diagram/Schematic File of 2-to-1 Multiplexer (Chen_Kevin_Mux2to1.BDF)

Variable Name	Variable Type	Signal Name	FPGA Pin No.
Chen_Kevin_S	Input	SW[2]	PIN_P25
Chen_Kevin_X	Input	SW[0]	PIN_N25
Chen_Kevin_Y	Input	SW[1]	PIN_N26
Chen_Kevin_M	Output	LEDR[0]	PIN_AE23

Table 2: Pin Assignments for 2-to-1 Multiplexer

1-bit Half Adder

A 1-bit half adder is a circuit that compares two inputs and lets out a result of two outputs. The inputs are I1 (SW[0]) assigned to PIN_N25, and I2 (SW[1]) assigned to PIN_N26. The outputs are S (LEDR[0]) assigned to PIN_AE23, and C (LEDR[1]) assigned to PIN_AF23.

The truth table, circuit, pin assignments, VHDL code are shown below:

Input		Output	
I2	I1	C	S
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Table 3: Truth Table for 1-bit Half Adder




Figure 2: Block Diagram/Schematic File of 1-bit Half Adder (Chen_Kevin_1BitHalfAdder.BDF)

Variable Name	Variable Type	Signal Name	FPGA Pin No.
Chen_Kevin_I1	Input	SW[0]	PIN_N25
Chen_Kevin_I2	Input	SW[1]	PIN_N26
Chen_Kevin_S	Output	LEDR[0]	PIN_AE23
Chen_Kevin_C	Output	LEDR[1]	PIN_AF23

Table 4: Pin Assignments for 1-bit Half Adder

1-bit Full Adder Using 1-bit Half Adder as a Component

A 1-bit full adder is a circuit that compares three inputs and lets out a result of two outputs. The inputs are I1 (SW[0]) assigned to PIN_N25, I2 (SW[1]) assigned to PIN_N26, and Cin (SW[2]) assigned to PIN_P25. The outputs are S (LEDR[0]) assigned to PIN_AE23, and Cout (LEDR[1]) assigned to PIN_AF23. It's made by using two 1-bit half adders and connecting them together using an "or" gate for the output of Cout.

The truth table, circuit, pin assignments, VHDL code are shown below:

Input			Output	
Cin	I2	I1	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 5: Truth Table for 1-bit Full Adder




Figure 3: Block Diagram/Schematic File of 1-bit Full Adder

(Chen_Kevin_1BitFullAdderUsing1BitHalfAdderAsAComponent.BDF)

Variable Name	Variable Type	Signal Name	FPGA Pin No.
Chen_Kevin_I1	Input	SW[0]	PIN_N25
Chen_Kevin_I2	Input	SW[1]	PIN_N26
Chen_Kevin_Cin	Input	SW[2]	PIN_P25
Chen_Kevin_S	Output	LEDR[0]	PIN_AE23
Chen_Kevin_Cout	Output	LEDR[1]	PIN_AF23

Table 6: Pin Assignments for 1-bit Full Adder

3-to-8 Decoder

A 3-to-8 Decoder is a circuit that compares three inputs and lets out a result of eight outputs. The inputs are I1 (SW[0]) assigned to PIN_N25, I2 (SW[1]) assigned to PIN_N26, and I3 (SW[2]) assigned to PIN_P25. The outputs are O1 (LEDR[0]) assigned to PIN_AE23, O2 (LEDR[1]) assigned to PIN_AF23, O3 (LEDR[2]) assigned to PIN_AB21, O4 (LEDR[3]) assigned to PIN_AC22, O5 (LEDR[4]) assigned to PIN_AD22, O6 (LEDR[5]) assigned to PIN_AD23, O7 (LEDR[6]) assigned to PIN_AD21, and O8 (LEDR[7]) assigned to PIN_AC21.

The truth table, circuit, pin assignments, VHDL code are shown below:

Input			Output							
I3	I2	I1	O1	O2	O3	O4	O5	O6	O7	O8
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Table 7: Truth Table for 3-to-8 Decoder




Figure 4: Block Diagram/Schematic File of 3-to-8 Decoder (Chen_Kevin_3To8Decoder.BDF)

Variable Name	Variable Type	Signal Name	FPGA Pin No.
Chen_Kevin_I1	Input	SW[0]	PIN_N25
Chen_Kevin_I2	Input	SW[1]	PIN_N26
Chen_Kevin_I3	Input	SW[2]	PIN_P25
Chen_Kevin_O1	Output	LEDR[0]	PIN_AE23
Chen_Kevin_O2	Output	LEDR[1]	PIN_AF23
Chen_Kevin_O3	Output	LEDR[2]	PIN_AB21
Chen_Kevin_O4	Output	LEDR[3]	PIN_AC22
Chen_Kevin_O5	Output	LEDR[4]	PIN_AD22
Chen_Kevin_O6	Output	LEDR[5]	PIN_AD23
Chen_Kevin_O7	Output	LEDR[6]	PIN_AD21
Chen_Kevin_O8	Output	LEDR[7]	PIN_AC21

Table 8: Pin Assignments for 3-to-8 Decoder

8-to-3 Encoder

A 8-to-3 Encoder is a circuit that compares eight inputs and lets out a result of three outputs. The inputs are I1 (SW[0]) assigned to PIN_N25, I2 (SW[1]) assigned to PIN_N26, I3 (SW[2]) assigned to PIN_P25, I4 (SW[3]) assigned to PIN_AE14, I5 (SW[4]) assigned to PIN_AF14, I6 (SW[5]) assigned to PIN_AD13, I7 (SW[6]) assigned to PIN_AC13, and I8 (SW[7]) assigned to PIN_C13. The outputs are O1 (LEDR[0]) assigned to PIN_AE23, O2 (LEDR[1]) assigned to PIN_AF23, and O3 (LEDR[2]) assigned to PIN_AB21.

The truth table, circuit, pin assignments, VHDL code are shown below:

Input								Output		
I8	I7	I6	I5	I4	I3	I2	I1	O1	O2	O3
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	1	0	0
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	1	1	0
0	0	0	1	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	0	1	1
1	0	0	0	0	0	0	0	1	1	1

Table 9: Truth Table for 8-to-3 Encoder




Figure 5: Block Diagram/Schematic File of 8-to-3 Encoder (Chen_Kevin_8To3Encoder.BDF)

Variable Name	Variable Type	Signal Name	FPGA Pin No.
Chen_Kevin_I1	Input	SW[0]	PIN_N25
Chen_Kevin_I2	Input	SW[1]	PIN_N26
Chen_Kevin_I3	Input	SW[2]	PIN_P25
Chen_Kevin_I4	Input	SW[3]	PIN_AE14
Chen_Kevin_I5	Input	SW[4]	PIN_AF14
Chen_Kevin_I6	Input	SW[5]	PIN_AD13
Chen_Kevin_I7	Input	SW[6]	PIN_AC13
Chen_Kevin_I8	Input	SW[7]	PIN_C13
Chen_Kevin_O1	Output	LEDR[0]	PIN_AE23
Chen_Kevin_O2	Output	LEDR[1]	PIN_AF23
Chen_Kevin_O3	Output	LEDR[2]	PIN_AB21

Table 10: Pin Assignments for 8-to-3 Encoder

Simulation:**2-to-1 Multiplexer**

The functionality/behavior of the 2-to-1 multiplexer is to follow the truth table (Table 1), which describes exactly what the output is supposed to be given a certain input.

A waveform was created using the block diagram/schematic file for 2-to-1 multiplexer (Figure 6) and it was given inputs to test all possible combinations. The outputs that it generated matches those from table 1, therefore, confirming the correctness of the block diagram/schematic file.

A waveform was created using the VHDL code provided by LPM for 2-to-1 multiplexer (Figure 7) and it was given inputs to match those from figure 6. The outputs that it generated matches figure 6, therefore, confirming the correctness of the VHDL code provided by LPM.

A ModelSim waveform was created using the testbench written in VHDL for 2-to-1 multiplexer (Figure 8). The testbench written provided the inputs with the same values at the same time as the block diagram/schematic file. The wave generated matches the same output behavior obtained from figure 6 and figure 7, therefore, confirming the correctness of the VHDL code.




Figure 6: Waveform Simulation of Block Diagram/Schematic File of 2-to-1 Multiplexer

(Chen_Kevin_Mux2to1Waveform.VWF)




Figure 7: Waveform Simulation of LPM's VHDL Code for 2-to-1 Multiplexer

(Chen_Kevin_Lab1Part3Waveform.VWF)




Figure 8: ModelSim of VHDL Code for 2-to-1 Multiplexer

1-bit Half Adder

The functionality/behavior of the 1-bit half adder is to follow the truth table (Table 3), which describes exactly what the output is supposed to be given a certain input.

A waveform was created using the block diagram/schematic file for 1-bit half adder (Figure 9) and it was given inputs to test all possible combinations. The outputs that it generated matches those from table 3, therefore, confirming the correctness of the block diagram/schematic file.

A waveform was created using the VHDL code provided by LPM for 1-bit half adder (Figure 10) and it was given inputs to match those from figure 9. The outputs that it generated matches figure 9, therefore, confirming the correctness of the VHDL code provided by LPM.

A ModelSim waveform was created using the testbench written in VHDL for 1-bit half adder (Figure 11). The testbench written provided the inputs with the same values at the same time as the block diagram/schematic file. The wave generated matches the same output behavior obtained from figure 9 and figure 10, therefore, confirming the correctness of the VHDL code.




Figure 9: Waveform Simulation of Block Diagram/Schematic File of 1-bit Half Adder

(Chen_Kevin_1BitHalfAdderWaveform.VWF)




Figure 10: Waveform Simulation of LPM's VHDL Code for 1-bit Half Adder

(Chen_Kevin_HalfAdderLPMWaveform.VWF)




Figure 11: ModelSim of VHDL Code for 1-bit Half Adder

1-bit Full Adder Using 1-bit Half Adder as a Component

The functionality/behavior of the 1-bit full adder is to follow the truth table (Table 5), which describes exactly what the output is supposed to be given a certain input.

A waveform was created using the block diagram/schematic file 1-bit full adder (Figure 12) and it was given inputs to test all possible combinations. The outputs that it generated matches those from table 5, therefore, confirming the correctness of the block diagram/schematic file.

A waveform was created using the VHDL code provided by LPM for 1-bit full adder (Figure 13) and it was given inputs to match those from figure 12. The outputs that it generated matches figure 12, therefore, confirming the correctness of the VHDL code provided by LPM.

A ModelSim waveform was created using the testbench written in VHDL for 1-bit full adder (Figure 14). The testbench written provided the inputs with the same values at the same time as the block diagram/schematic file. The wave generated matches the same output behavior obtained from figure 12 and figure 13, therefore, confirming the correctness of the VHDL code.




Figure 12: Waveform Simulation of Block Diagram/Schematic File of 1-bit Full Adder

(Chen_Kevin_1BitFullAdderUsing1BitHalfAdderAsAComponentWaveform.VWF)




Figure 13: Waveform Simulation of LPM's VHDL Code for 1-bit Full Adder

(Chen_Kevin_FullAdderLPMWaveform.VWF)




Figure 14: ModelSim of VHDL Code for 1-bit Full Adder

3-to-8 Decoder

The functionality/behavior of the 3-to-8 decoder is to follow the truth table (Table 7), which describes exactly what the output is supposed to be given a certain input.

A waveform was created using the block diagram/schematic file for 3-to-8 decoder (Figure 15) and it was given inputs to test all possible combinations. The outputs that it generated matches those from table 7, therefore, confirming the correctness of the block diagram/schematic file.

A waveform was created using the VHDL code provided by LPM for 3-to-8 decoder (Figure 16) and it was given inputs to match those from figure 15. The outputs that it generated matches figure 15, therefore, confirming the correctness of the VHDL code provided by LPM.

A ModelSim waveform was created using the testbench written in VHDL for 3-to-8 decoder (Figure 17). The testbench written provided the inputs with the same values at the same time as the block diagram/schematic file. The wave generated matches the same output behavior obtained from figure 15 and figure 16, therefore, confirming the correctness of the VHDL code.

.




Figure 15: Waveform Simulation of Block Diagram/Schematic File of 3-to-8 Decoder

(Chen_Kevin_3To8DecoderWaveform.VWF)




Figure 16: Waveform Simulation of LPM's VHDL Code for 3-to-8 Decoder

(Chen_Kevin_DecoderLPMWave.VWF)




Figure 17: ModelSim of VHDL Code for 3-to-8 Decoder

8-to-3 Encoder

The functionality/behavior of the 8-to-3 encoder is to follow the truth table (Table 9), which describes exactly what the output is supposed to be given a certain input.

A waveform was created using the block diagram/schematic file for 8-to-3 encoder (Figure 18) and it was given inputs of the combinations provided on the truth table. The outputs that it generated matches those from table 9, therefore, confirming the correctness of the block diagram/schematic file.

A ModelSim waveform was created using the testbench written in VHDL for 8-to-3 encoder (Figure 19). The testbench written provided the inputs with the same values at the same time as the block diagram/schematic file. The wave generated matches the same output behavior obtained from figure 18, therefore, confirming the correctness of the VHDL code.




Figure 18: Waveform Simulation of Block Diagram/Schematic File of 8-to-3 Encoder

(Chen_Kevin_3To8DecoderWaveform.VWF)




Figure 19: ModelSim of VHDL Code for 8-to-3 Encoder

Conclusion:

This lab taught me how to create block diagram/schematic files and using it to draw out circuits.

With the circuits drawn, I was able to run simulations and select certain inputs to have a certain value and have it produced an output. I was also able to check if the circuit I've drawn was logically correct by comparing the output from the simulation with the values on the truth table. If the outputs were correct, then I was able to verify the circuit's correctness.

This lab also taught me how to use LPM to form a VHDL file of the circuit. With the code already given, all I had to do was run the simulation and select certain inputs to have a certain value and have it produced an output. I was able to check if the code was logically correct by comparing the output from the simulation with the output of the simulation from the block diagram, in addition to comparing it with the truth table. If the simulations match with each other, then I was able to verify the code's correctness.

Another thing this lab taught me was how to create VHDL files and using it to code a circuit. In addition, it taught me how to create a testbench to run the VHDL file. The testbench I made contains the values of the inputs and the time each input changes; I ran it using ModelSim and had it produce a wave. I compared the wave that it produced with the waveform from the block diagram and the truth table. If the wave were the same, then I was able to verify the VHDL code's correctness.

Appendix:

2-to-1 Multiplexer



Figure 20: Pin Planner of Block Diagram/Schematic File of 2-to-1 Multiplexer

```
36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY lpm;
40 USE lpm.lpm_components.all;
41
42 ENTITY Chen_Kevin_MuxLPM IS
43 PORT
44 (
45     data0      : IN STD_LOGIC ;
46     data1      : IN STD_LOGIC ;
47     sel        : IN STD_LOGIC ;
48     result     : OUT STD_LOGIC
49 );
50 END Chen_Kevin_MuxLPM;
51
52
53 ARCHITECTURE SYN OF chen_kevin_muxlpm IS
54
55 -- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC;
56
57 SIGNAL sub_wire0  : STD_LOGIC_VECTOR (0 DOWNTO 0);
58 SIGNAL sub_wire1  : STD_LOGIC ;
59 SIGNAL sub_wire2  : STD_LOGIC ;
60 SIGNAL sub_wire3  : STD_LOGIC_2D (1 DOWNTO 0, 0 DOWNTO 0);
61 SIGNAL sub_wire4  : STD_LOGIC ;
62 SIGNAL sub_wire5  : STD_LOGIC ;
63 SIGNAL sub_wire6  : STD_LOGIC_VECTOR (0 DOWNTO 0);
64
65 BEGIN
66     sub_wire4    <= data0;
67     sub_wire1    <= sub_wire0(0);
68     result      <= sub_wire1;
69     sub_wire2    <= data1;
70     sub_wire3(1, 0)  <= sub_wire2;
71     sub_wire3(0, 0)  <= sub_wire4;
72     sub_wire5    <= sel;
73     sub_wire6(0)  <= sub_wire5;
74
75     LPM_MUX_component : LPM_MUX
76     GENERIC MAP (
77         lpm_size => 2,
78         lpm_type => "LPM_MUX",
79         lpm_width => 1,
80         lpm_widths => 1
81     )
82     PORT MAP (
83         data => sub_wire3,
84         sel  => sub_wire6,
85         result => sub_wire0
86     );
87
88
89
90 END SYN;
```

Figure 21: LPM's VHDL Code for 2-to-1 Multiplexer (Chen_Kevin_MuxLPM.VHD)




Figure 22: Pin Planner of LPM's VHDL Code for 2-to-1 Multiplexer

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Multiplexer is
5   port (Chen_Kevin_X, Chen_Kevin_Y, Chen_Kevin_S : in std_logic;
6         Chen_Kevin_M : out std_logic
7       );
8 end Chen_Kevin_Multiplexer;
9
10 architecture Chen_Kevin_Arch of Chen_Kevin_Multiplexer is
11 begin
12   Chen_Kevin_M <= (Chen_Kevin_X and not Chen_Kevin_S) or (Chen_Kevin_S and Chen_Kevin_Y);
13 end Chen_Kevin_Arch;

```

Figure 23: My VHDL Code for 2-to-1 Multiplexer (Chen_Kevin_Multiplexer.VHD)

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4
5 entity Chen_Kevin_Multiplexer_tb is
6 end Chen_Kevin_Multiplexer_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Multiplexer_tb is
9   signal Chen_Kevin_X, Chen_Kevin_Y, Chen_Kevin_S : std_logic; -- inputs
10  signal Chen_Kevin_M : std_logic; -- outputs
11 begin
12
13   UUT : entity work.Chen_Kevin_Multiplexer port map (Chen_Kevin_X,
14                                                       Chen_Kevin_Y => Chen_Kevin_Y,
15                                                       Chen_Kevin_S => Chen_Kevin_S,
16                                                       Chen_Kevin_M => Chen_Kevin_M);
17
18   Chen_Kevin_S <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns, '0' after 80 ns, '1' after 100 ns, '0' after 120 ns, '1' after 140 ns;
19   Chen_Kevin_X <= '0', '1' after 40 ns, '0' after 80 ns, '1' after 120 ns;
20   Chen_Kevin_Y <= '0', '1' after 80 ns;
21 end Chen_Kevin_tb ;

```

Figure 24: My VHDL Testbench Code for 2-to-1 Multiplexer (Chen_Kevin_Multiplexer_tb.VHD)




Figure 25: Pin Planner of my VHDL Code for 2-to-1 Multiplexer

1-bit Half Adder




Figure 26: Pin Planner of Block Diagram/Schematic File of 1-bit Half Adder

```
36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY lpm;
40 USE lpm.all;
41
42 ENTITY Chen_Kevin_HalfAdderLPM IS
43     PORT
44     (
45         dataa      : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
46         datab      : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
47         cout       : OUT STD_LOGIC ;
48         result     : OUT STD_LOGIC_VECTOR (0 DOWNTO 0)
49     );
50 END Chen_Kevin_HalfAdderLPM;
51
52
53 ARCHITECTURE SYN OF chen_kevin_halfadderlpm IS
54
55     SIGNAL sub_wire0      : STD_LOGIC ;
56     SIGNAL sub_wire1      : STD_LOGIC_VECTOR (0 DOWNTO 0);
57
58
59
60     COMPONENT lpm_add_sub
61     GENERIC (
62         lpm_direction      : STRING;
63         lpm_hint          : STRING;
64         lpm_representation : STRING;
65         lpm_type          : STRING;
66         lpm_width         : NATURAL
67     );
68     PORT (
69         cout      : OUT STD_LOGIC ;
70         dataa    : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
71         datab    : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
72         result   : OUT STD_LOGIC_VECTOR (0 DOWNTO 0)
73     );
74 END COMPONENT;
75
76 BEGIN
77     cout    <= sub_wire0;
78     result  <= sub_wire1(0 DOWNTO 0);
79
80     LPM_ADD_SUB_component : LPM_ADD_SUB
81     GENERIC MAP (
82         lpm_direction => "ADD",
83         lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
84         lpm_representation => "UNSIGNED",
85         lpm_type => "LPM_ADD_SUB",
86         lpm_width => 1
87     )
88     PORT MAP (
89         dataa => dataa,
90         datab => datab,
91         cout => sub_wire0,
92         result => sub_wire1
93     );
94
95
96
97 END SYN;
```

Figure 27: LPM's VHDL Code for 1-bit Half Adder (Chen_Kevin_HalfAdderLPM.VHD)




Figure 28: Pin Planner of LPM's VHDL Code for 1-bit Half Adder

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Half_Adder is
5   port (Chen_Kevin_I1, Chen_Kevin_I2 : in std_logic;
6         Chen_Kevin_S, Chen_Kevin_C : out std_logic
7       );
8 end Chen_Kevin_Half_Adder;
9
10 architecture Chen_Kevin_Arch of Chen_Kevin_Half_Adder is
11 begin
12   Chen_Kevin_S <= Chen_Kevin_I1 xor Chen_Kevin_I2;
13   Chen_Kevin_C <= Chen_Kevin_I1 and Chen_Kevin_I2;
14 end Chen_Kevin_Arch;

```

Figure 29: My VHDL Code for 1-bit Half Adder (Chen_Kevin_Half_Adder.VHD)

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4
5 entity Chen_Kevin_Half_Adder_tb is
6 end Chen_Kevin_Half_Adder_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Half_Adder_tb is
9   signal Chen_Kevin_I1, Chen_Kevin_I2 : std_logic; -- inputs
10  signal Chen_Kevin_S, Chen_Kevin_C : std_logic; -- outputs
11 begin
12
13  UUT : entity work.Chen_Kevin_Half_Adder port map (Chen_Kevin_I1 => Chen_Kevin_I1,
14                                         Chen_Kevin_I2 => Chen_Kevin_I2,
15                                         Chen_Kevin_S => Chen_Kevin_S,
16                                         Chen_Kevin_C => Chen_Kevin_C);
17
18  Chen_Kevin_I1 <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns, '0' after 80 ns, '1' after 100 ns, '0' after 120 ns, '1' after 140 ns;
19  Chen_Kevin_I2 <= '0', '1' after 40 ns, '0' after 80 ns, '1' after 120 ns;
20 end Chen_Kevin_tb ;

```

Figure 30: My VHDL Testbench Code for 1-bit Half Adder (Chen_Kevin_Half_Adder_tb.VHD)




Figure 31: Pin Planner of my VHDL Code for 1-bit Half Adder

1-bit Full Adder Using 1-bit Half Adder as a Component




Figure 32: Pin Planner of Block Diagram/Schematic File of 1-bit Full Adder

```
36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY lpm;
40 USE lpm.all;
41
42 ENTITY Chen_Kevin_FullAdderLPM IS
43 PORT
44 (
45     cin      : IN STD_LOGIC ;
46     dataa    : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
47     datab    : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
48     cout     : OUT STD_LOGIC ;
49     result   : OUT STD_LOGIC_VECTOR (0 DOWNTO 0)
50 );
51 END Chen_Kevin_FullAdderLPM;
52
53
54 ARCHITECTURE SYN OF chen_kevin_fulladderlpm IS
55
56 SIGNAL sub_wire0      : STD_LOGIC ;
57 SIGNAL sub_wire1      : STD_LOGIC_VECTOR (0 DOWNTO 0);
58
59
60
61 COMPONENT lpm_add_sub
62 GENERIC (
63     lpm_direction      : STRING;
64     lpm_hint           : STRING;
65     lpm_representation : STRING;
66     lpm_type           : STRING;
67     lpm_width          : NATURAL
68 );
69 PORT (
70     cin : IN STD_LOGIC ;
71     datab : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
72     cout : OUT STD_LOGIC ;
73     dataa : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
74     result : OUT STD_LOGIC_VECTOR (0 DOWNTO 0)
75 );
76 END COMPONENT;
77
78 BEGIN
79     cout    <= sub_wire0;
80     result <= sub_wire1(0 DOWNTO 0);
81
82     LPM_ADD_SUB_component : LPM_ADD_SUB
83 GENERIC MAP (
84         lpm_direction => "ADD",
85         lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES",
86         lpm_representation => "UNSIGNED",
87         lpm_type => "LPM_ADD_SUB",
88         lpm_width => 1
89     )
90     PORT MAP (
91         cin => cin,
92         datab => datab,
93         dataa => dataa,
94         cout => sub_wire0,
95         result => sub_wire1
96     );
97
98
99
100 END SYN;
```

Figure 33: LPM's VHDL Code for 1-bit Full Adder (Chen_Kevin_FullAdderLPM.VHD)




Figure 34: Pin Planner of LPM's VHDL Code for 1-bit Full Adder

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Half_Adder is
5   port (Chen_Kevin_a, Chen_Kevin_b : in std_logic;
6         Chen_Kevin_sum, Chen_Kevin_carry : out std_logic
7       );
8 end Chen_Kevin_Half_Adder;
9
10 architecture Chen_Kevin_Arch of Chen_Kevin_Half_Adder is
11 begin
12   Chen_Kevin_sum <= Chen_Kevin_a xor Chen_Kevin_b;
13   Chen_Kevin_carry <= Chen_Kevin_a and Chen_Kevin_b;
14 end Chen_Kevin_Arch;

```

Figure 35: My VHDL Code for 1-bit Half Adder (Chen_Kevin_Half_Adder.VHD) Used for Full Adder

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_Full_Adder is
5 port (Chen_Kevin_I1, Chen_Kevin_I2, Chen_Kevin_Cin : in std_logic;
6       Chen_Kevin_S, Chen_Kevin_Cout : out std_logic
7     );
8 end Chen_Kevin_Full_Adder;
9
10 architecture Chen_Kevin_Arch of Chen_Kevin_Full_Adder is
11   signal Chen_Kevin_sum1: STD_logic;
12   signal Chen_Kevin_carry1: STD_logic;
13   signal Chen_Kevin_carry2: STD_logic;
14
15 component Chen_Kevin_Half_Adder
16 port (Chen_Kevin_a, Chen_Kevin_b : in std_logic;
17        Chen_Kevin_sum, Chen_Kevin_carry : out std_logic
18      );
19 end component;
20
21 begin
22 Chen_Kevin_Half1: Chen_Kevin_Half_Adder
23   port map( Chen_Kevin_a => Chen_Kevin_I1,
24             Chen_Kevin_b => Chen_Kevin_I2,
25             Chen_Kevin_sum => Chen_Kevin_sum1,
26             Chen_Kevin_carry => Chen_Kevin_carry1);
27 Chen_Kevin_Half2: Chen_Kevin_Half_Adder
28   port map( Chen_Kevin_a => Chen_Kevin_sum1,
29             Chen_Kevin_b => Chen_Kevin_Cin,
30             Chen_Kevin_sum => Chen_Kevin_S,
31             Chen_Kevin_carry => Chen_Kevin_carry2);
32 Chen_Kevin_Cout <= Chen_Kevin_carry1 or Chen_Kevin_carry2;
33 end Chen_Kevin_Arch;

```

Figure 36: My VHDL Code for 1-bit Full Adder (Chen_Kevin_Full_Adder.VHD)

```

1 library iccc;
2 use ieee.std_logic_1164.all;
3
4
5 entity Chen_Kevin_Full_Adder_tb is
6 end Chen_Kevin_Full_Adder_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_Full_Adder_tb is
9   signal Chen_Kevin_I1, Chen_Kevin_I2, Chen_Kevin_Cin : std_logic; -- inputs
10  signal Chen_Kevin_S, Chen_Kevin_Cout : std_logic; -- outputs
11
12 begin
13  UUT : entity work.Chen_Kevin_Full_Adder port map (Chen_Kevin_I1 => Chen_Kevin_I1,
14                                                    Chen_Kevin_I2 => Chen_Kevin_I2,
15                                                    Chen_Kevin_Cin => Chen_Kevin_Cin,
16                                                    Chen_Kevin_Cout => Chen_Kevin_Cout,
17                                                    Chen_Kevin_S => Chen_Kevin_S);
18
19  Chen_Kevin_I1 <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns, '0' after 80 ns, '1' after 100 ns, '0' after 120 ns, '1' after 140 ns;
20  Chen_Kevin_I2 <= '0', '1' after 40 ns, '0' after 80 ns, '1' after 120 ns;
21  Chen_Kevin_Cin <= '0', '1' after 80 ns;
22 end Chen_Kevin_tb ;

```

Figure 37: My VHDL Testbench Code for 1-bit Full Adder (Chen_Kevin_Full_Adder_tb.VHD)




Figure 38: Pin Planner of my VHDL Code for 1-bit Full Adder

3-to-8 Decoder




Figure 39: Pin Planner of Block Diagram/Schematic File of 3-to-8 Decoder

```
36  LIBRARY ieee;
37  USE ieee.std_logic_1164.all;
38
39  LIBRARY lpm;
40  USE lpm.all;
41
42  ENTITY DecoderLPM IS
43      PORT
44      (
45          data      : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
46          eq0       : OUT STD_LOGIC ;
47          eq1       : OUT STD_LOGIC ;
48          eq2       : OUT STD_LOGIC ;
49          eq3       : OUT STD_LOGIC ;
50          eq4       : OUT STD_LOGIC ;
51          eq5       : OUT STD_LOGIC ;
52          eq6       : OUT STD_LOGIC ;
53          eq7       : OUT STD_LOGIC
54      );
55  END DecoderLPM;
56
57
58  ARCHITECTURE SYN OF decoderlpm IS
59
60      SIGNAL sub_wire0      : STD_LOGIC_VECTOR (7 DOWNTO 0);
61      SIGNAL sub_wire1      : STD_LOGIC ;
62      SIGNAL sub_wire2      : STD_LOGIC ;
63      SIGNAL sub_wire3      : STD_LOGIC ;
64      SIGNAL sub_wire4      : STD_LOGIC ;
65      SIGNAL sub_wire5      : STD_LOGIC ;
66      SIGNAL sub_wire6      : STD_LOGIC ;
67      SIGNAL sub_wire7      : STD_LOGIC ;
68      SIGNAL sub_wire8      : STD_LOGIC ;
69
70
71      COMPONENT lpm_decode
72          GENERIC (
73              lpm_decodes      : NATURAL;
74              lpm_type        : STRING;
75              lpm_width       : NATURAL
76          );
77          PORT (
78              data      : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
79              eq       : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
80          );
81      END COMPONENT;
82
83
84  BEGIN
85      sub_wire8    <= sub_wire0(4);
86      sub_wire7    <= sub_wire0(0);
87      sub_wire6    <= sub_wire0(7);
88      sub_wire5    <= sub_wire0(5);
89      sub_wire4    <= sub_wire0(3);
90      sub_wire3    <= sub_wire0(1);
91      sub_wire2    <= sub_wire0(6);
92      sub_wire1    <= sub_wire0(2);
93      eq2         <= sub_wire1;
94      eq6         <= sub_wire2;
95      eq1         <= sub_wire3;
96      eq3         <= sub_wire4;
97      eq5         <= sub_wire5;
98      eq7         <= sub_wire6;
99      eq0         <= sub_wire7;
100     eq4         <= sub_wire8;
101
102     LPM_DECODE_component : LPM_DECODE
103     GENERIC MAP (
104         lpm_decodes => 8,
105         lpm_type    => "LPM_DECODE",
106         lpm_width   => 3
107     )
108     PORT MAP (
109         data => data,
110         eq  => sub_wire0
111     );
112
113
114
115  END SYN;
```

Figure 40: LPM's VHDL Code for 3-to-8 Decoder (Chen_Kevin_DecoderxLPM.VHD)




Figure 41: Pin Planner of LPM's VHDL Code for 3-to-8 Decoder

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_3T8Decoder is
5 port (Chen_Kevin_I1, Chen_Kevin_I2, Chen_Kevin_I3 : in std_logic;
6       Chen_Kevin_O1, Chen_Kevin_O2, Chen_Kevin_O3, Chen_Kevin_O4, Chen_Kevin_O5, Chen_Kevin_O6, Chen_Kevin_O7, Chen_Kevin_O8 : out std logic
7     );
8 end Chen_Kevin_3T8Decoder;
9
10 architecture Chen_Kevin_Arch of Chen_Kevin_3T8Decoder is
11 begin
12   Chen_Kevin_O1 <= (not Chen_Kevin_I1 and not Chen_Kevin_I2 and not Chen_Kevin_I3);
13   Chen_Kevin_O2 <= (Chen_Kevin_I1 and not Chen_Kevin_I2 and not Chen_Kevin_I3);
14   Chen_Kevin_O3 <= (not Chen_Kevin_I1 and Chen_Kevin_I2 and not Chen_Kevin_I3);
15   Chen_Kevin_O4 <= (Chen_Kevin_I1 and Chen_Kevin_I2 and not Chen_Kevin_I3);
16   Chen_Kevin_O5 <= (not Chen_Kevin_I1 and Chen_Kevin_I2 and Chen_Kevin_I3);
17   Chen_Kevin_O6 <= (Chen_Kevin_I1 and not Chen_Kevin_I2 and Chen_Kevin_I3);
18   Chen_Kevin_O7 <= (not Chen_Kevin_I1 and Chen_Kevin_I2 and Chen_Kevin_I3);
19   Chen_Kevin_O8 <= (Chen_Kevin_I1 and Chen_Kevin_I2 and Chen_Kevin_I3);
20 end Chen_Kevin_Arch;

```

Figure 42: My VHDL Code for 3-to-8 Decoder (Chen_Kevin_3T8Decoder.VHD)

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4
5 entity Chen_Kevin_3T8Decoder_tb is
6 end Chen_Kevin_3T8Decoder_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_3T8Decoder_tb is
9   signal Chen_Kevin_I1, Chen_Kevin_I2, Chen_Kevin_I3 : std_logic; -- inputs
10  signal Chen_Kevin_O1, Chen_Kevin_O2, Chen_Kevin_O3, Chen_Kevin_O4, Chen_Kevin_O5, Chen_Kevin_O6, Chen_Kevin_O7, Chen_Kevin_O8 : std_logic; -- outputs
11 begin
12
13  UUT : entity work.Chen_Kevin_3T8Decoder port map (Chen_Kevin_I1 => Chen_Kevin_I1,
14                                         Chen_Kevin_I2 => Chen_Kevin_I2,
15                                         Chen_Kevin_I3 => Chen_Kevin_I3,
16                                         Chen_Kevin_O1 => Chen_Kevin_O1,
17                                         Chen_Kevin_O2 => Chen_Kevin_O2,
18                                         Chen_Kevin_O3 => Chen_Kevin_O3,
19                                         Chen_Kevin_O4 => Chen_Kevin_O4,
20                                         Chen_Kevin_O5 => Chen_Kevin_O5,
21                                         Chen_Kevin_O6 => Chen_Kevin_O6,
22                                         Chen_Kevin_O7 => Chen_Kevin_O7,
23                                         Chen_Kevin_O8 => Chen_Kevin_O8);
24
25  Chen_Kevin_I1 <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns, '0' after 80 ns, '1' after 100 ns, '0' after 120 ns, '1' after 140 ns;
26  Chen_Kevin_I2 <= '0', '1' after 40 ns, '0' after 80 ns, '1' after 120 ns;
27  Chen_Kevin_I3 <= '0', '1' after 80 ns;
28 end Chen_Kevin_tb ;

```

Figure 43: My VHDL Testbench Code for 3-to-8 Decoder (Chen_Kevin_3T8Decoder_tb.VHD)




Figure 44: Pin Planner of my VHDL Code for 3-to-8 Decoder

8-to-3 Encoder




Figure 45: Pin Planner of Block Diagram/Schematic File of 8-to-3 Encoder

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Chen_Kevin_8T3Encoder is
5 port (Chen_Kevin_I1, Chen_Kevin_I2, Chen_Kevin_I3, Chen_Kevin_I4, Chen_Kevin_I5, Chen_Kevin_I6, Chen_Kevin_I7, Chen_Kevin_I8 : in std_logic;
6 Chen_Kevin_O1, Chen_Kevin_O2, Chen_Kevin_O3 : out std_logic
7 );
8 end Chen_Kevin_8T3Encoder;
9
10 architecture Chen_Kevin_Arch of Chen_Kevin_8T3Encoder is
11 begin
12 Chen_Kevin_O1 <= (Chen_Kevin_I2 or Chen_Kevin_I4 or Chen_Kevin_I6 or Chen_Kevin_I8);
13 Chen_Kevin_O2 <= (Chen_Kevin_I3 or Chen_Kevin_I4 or Chen_Kevin_I7 or Chen_Kevin_I8);
14 Chen_Kevin_O3 <= (Chen_Kevin_I5 or Chen_Kevin_I6 or Chen_Kevin_I7 or Chen_Kevin_I8);
15
16 end Chen_Kevin_Arch;

```

Figure 46: My VHDL Code for 8-to-3 Encoder (Chen_Kevin_8T3Encoder.VHD)

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4
5 entity Chen_Kevin_8T3Encoder_tb is
6 end Chen_Kevin_8T3Encoder_tb;
7
8 architecture Chen_Kevin_tb of Chen_Kevin_8T3Encoder_tb is
9   signal Chen_Kevin_I1, Chen_Kevin_I2, Chen_Kevin_I3, Chen_Kevin_I4, Chen_Kevin_I5, Chen_Kevin_I6, Chen_Kevin_I7, Chen_Kevin_I8 : std_logic; -- inputs
10  signal Chen_Kevin_O1, Chen_Kevin_O2, Chen_Kevin_O3 : std_logic; -- outputs
11 begin
12
13   UUT : entity work.Chen_Kevin_8T3Encoder port map (Chen_Kevin_I1 => Chen_Kevin_I1,
14                                                 Chen_Kevin_I2 => Chen_Kevin_I2,
15                                                 Chen_Kevin_I3 => Chen_Kevin_I3,
16                                                 Chen_Kevin_I4 => Chen_Kevin_I4,
17                                                 Chen_Kevin_I5 => Chen_Kevin_I5,
18                                                 Chen_Kevin_I6 => Chen_Kevin_I6,
19                                                 Chen_Kevin_I7 => Chen_Kevin_I7,
20                                                 Chen_Kevin_I8 => Chen_Kevin_I8,
21                                                 Chen_Kevin_O1 => Chen_Kevin_O1,
22                                                 Chen_Kevin_O2 => Chen_Kevin_O2,
23                                                 Chen_Kevin_O3 => Chen_Kevin_O3);
24
25   Chen_Kevin_I1 <= '1', '0' after 20 ns;
26   Chen_Kevin_I2 <= '0', '1' after 20 ns, '0' after 40 ns;
27   Chen_Kevin_I3 <= '0', '1' after 40 ns, '0' after 60 ns;
28   Chen_Kevin_I4 <= '0', '1' after 60 ns, '0' after 80 ns;
29   Chen_Kevin_I5 <= '0', '1' after 80 ns, '0' after 100 ns;
30   Chen_Kevin_I6 <= '0', '1' after 100 ns, '0' after 120 ns;
31   Chen_Kevin_I7 <= '0', '1' after 120 ns, '0' after 140 ns;
32   Chen_Kevin_I8 <= '0', '1' after 140 ns;
33
34 end Chen_Kevin_tb ;

```

Figure 47: My VHDL Testbench Code for 8-to-3 Encoder (Chen_Kevin_8T3Encoder_tb.VHD)




Figure 48: Pin Planner of my VHDL Code for 8-to-3 Encoder